Abstract-As technology evolves the need of high speed, high-bandwidth and reliable interface is a prime requirement of any system. As a result of such needs CISCO systems comes up with a solution under the name of "Interlaken". Interlaken is an interconnect protocol optimized for high-bandwidth and reliable packet transfer. It is a narrow, high-speed channelized chip-to-chip interface, which takes advantages of two dominant high-speed chip-to-chip interface protocols for networking applications such as XAUI(Roman numeral X, meaning ten, and the initials of "Attachment Unit Interface") and SPI4.2 (System packet Interface level 4, phase 2). It works as an interface between 1st and 2nd layer of OSI model, i.e. PHY layer and DATA LINK layer devices.
I. INTRODUCTION
The continuous growing demand for high-speed and reliable interfaces has been a driving force in the development of new designs of interconnects to support intense need of high-speed communication technology. As a by-product of this need numerous protocols were proposed and developed. Here is a short review of evolution.
Components with gigabit-scale throughput traditionally have data buses running about 100Mbps per pin. Differential signaling technology has increased this bandwidth almost ten times, to about 800Mbps per pin pair, which enables components with throughput on the order of 10Gbps. New serial technology with clock and data recovery has increased band width another ten times to about 6Gbps per pin pair, which enables components with multiple of 10Gbps streams. Fig. 1 shows the graph of technology evolution and its maximum speed achievement.
The Interlaken protocol is created to take advantage of this latest technology for a high-speed, robust, versatile interface for packet transfer between components within communication systems [2] .
There are two dominant high-speed chip-to-chip interface protocols for networking applications XAUI and SPI4.2.In the following sections brief information regarding these dominant protocols are given. It is published by the Optical Internetworking Forum in 2003 and designed to be used in systems that supports OC-192/SONET (Synchronous Optical Networking) interfaces and is sometimes used in 10 Gigabit Ethernet based systems.
According to [3] , System Packet Interface 4 Phase 2 (SPI4.2) is a protocol used for data transfer between link layer and physical layer. It is an interface for packet and cell transfer between a physical (PHY) layer device and a link layer device, for aggregate bandwidths of OC192 ATM and Packet over SONET (POS), as well as for 10 Gb/s Ethernet applications. SPI 4.2 is a packet based high speed protocol. Its basic function is to intelligently multiplex the data coming from 10 Gb/s of data throughput using four differential signal pairs in each direction. XAUI is a standard for extending the XGMII (10 Gigabit Media Independent Interface) between the MAC and PHY layer of 10 Gigabit Ethernet (10GbE). XAUI is pronounced "zowie", a concatenation of the Roman numeral X, meaning ten, and the initials of "Attachment Unit Interface" [4] .
XGMII provides a 10 Gb/s pipeline, the separate transmission of clock and data coupled with the timing requirement to latch data on both the rising and falling edges of the clock results in significant challenge in routing the bus more than the recommended short distance of 7 cm. For this reason, chip-to-chip, board-to-board and chip-to-optical module applications are not practical with this interface. Consequently, the XGMII bus puts many limitations on the number of ports that may be implemented on a system line card.
To overcome these issues, 10 Gigabit Ethernet Task Force developed the XAUI interface. XAUI is a full duplex interface that uses four self-clocked serial differential links in each direction to achieve 10 Gb/s data throughput. Each serial link operates at 3.125 Gb/s to accommodate both data and the overhead associated with 8B/10B coding.
Following are some highlighting points of XAUI interface:
 It is a narrow 4-lane interface, offers long reach, Interlaken is targeted to achieve advantages of these two dominant chip-to-chip interface protocols for networking application.
III. INTERLAKEN PROTOCOL A. Design Goals
Following are the design goals taken into consideration while designing Interlaken Protocol.
1) Bandwidth Range: Interlaken should not have specific upper limit. It is primarily targeted for 10Gbps to 100Gbps connections.
2) Scalability: The scalability in the case of Interlaken is achieved by its ability to run over a varying number of lanes. The following two parameters determine the connection bandwidth: a) Number of serial lanes in the interface [2] : The effective bandwidth of Interlaken protocol corresponds to the number of lanes on which it is working. And the number of lanes can vary according to the availability of the system. [2] b) Frequency of each lane [2] : Since bandwidth can be increased by either adding more lanes or by increasing the bit rate per lane, Interlaken is a very scalable interface. For example, as shown in Fig. 3 , an IC with a capacity of 40 Gbps can connect to other 40 Gbps ICs using eight lanes, to 20 Gbps ICs using four lanes and to 10 Gbps devices using two lanes. Thus, ICs of different capacities can be made to interoperate, which enables backward compatibility. 4) Channelization: As application varies the number of channels available for communication will vary. So to support varying number of channels Interlaken should have support to operate on different number of channels available for the particular application. This characteristic is known as channelization. For example, different channels can be used to carry traffic destined for separate physical ports, logical SONET channels, or traffic priority flows.
Interlaken is designed to natively support 256 channels, extendable up to 64 K channels, by using a dual-use channelfield extension that meets the requirements of most applications. 5) Resiliency: Resiliency in Interlaken protocol is maintained by the use of strong cyclic redundancy check (CRC) and technology known as scrambling. The health of each serial link is continuously and transparently monitored.
B. Basic Concept of Interlaken protocol
The basic structures which define the Interlaken protocol are, the Data Transmission Format and Meta Frame [1] . Data Transmission Format is transmitted over number of lanes available for communication and this is obtained by striping the main data frames to be transmitted. This striped data is called as burst. Each burst is bounded by two control words, one before and one after. Packet data is transmitted sequentially by means of one or more bursts.
The Meta frame is designed to carry control related information of the communication. It contains a set of four unique control words, which are defined to provide lane alignment, scrambler initialization, and clock compensation.
[3] Highlights of Interlaken Protocol
Interlaken is a narrow, high-speed channelized chip-tochip interface. It is characterized by the following features: According to current market survey there are number of IPs of Interlaken Protocol are available as depicted in Table  I . The feature of these available IPs are discussed in the following few paragraphs. Xilinx's device Kintex Ultra Scale KU040 FPGAs which supports Interlaken Protocol IP is currently in volume production which is implemented using 20nm technology. 
